

Substitute for form 1449A&B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>				<b>Complete if Known</b>	
				Application Number / Confirmation Number	10/659,974 / 5045
				Filing Date	09/11/2003
				First Named Inventor	Joseph Neil Kryzak
				Art Unit	2611
				Examiner Name	Ted M. Wang
Sheet	1	of	7	Attorney Docket Number	X-1367 US

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number Kind Code <i>(if known)</i>			
		Re. 34,363	08/31/1993	Freeman	
		US-4,758,985	07/19/2088	Carter	
		US-4,855,669	08/08/1989	Mahoney	
		US-5,072,418	12/10/1991	Boutaud et al.	
		US-5,142,625	08/25/1992	Nakai	
		US-5,274,570	12/28/1993	Izumi et al.	
		US-5,311,114	05/10/1994	Sambamurthy et al.	
		US-5,339,262	08/16/1994	Rostoker et al.	
		US-5,347,181	09/13/1994	Ashby et al.	
		US-5,361,373	11/01/1994	Gilson	
		US-5,457,410	10/10/1995	Ting	
		US-5,473,267	12/05/1995	Stansfield	
		US-5,500,943	03/19/1996	Ho et al.	
		US-5,504,738	04/02/1996	Sambamurthy et al.	
		US-5,537,601	07/16/1996	Kimura et al.	
		US-5,543,640	08/06/1996	Sutherland et al.	
		US-5,550,782	08/27/1996	Cliff et al.	
		US-5,552,722	09/03/1996	Kean	
		US-5,563,891	10/08/1996	Wang, Bor-Min	
		US-5,574,930	11/12/1996	Halverson Jr., et al.	
		US-5,574,942	11/12/1996	Colwell et al.	
		US-5,581,745	12/03/1996	Muraoka	
		US-5,600,845	02/04/1997	Gilson	
		US-5,652,904	07/29/1997	Trimberger	
		US-5,671,355	09/23/1997	Collins	
		US-5,705,938	01/06/1998	Kean	
		US-5,732,250	03/24/1998	Bates et al.	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Substitute for form 1449A&B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>				<b>Complete if Known</b>	
				Application Number / Confirmation Number	10/659,974 / 5045
				Filing Date	09/11/2003
				First Named Inventor	Joseph Neil Kryzak
				Art Unit	2611
				Examiner Name	Ted M. Wang
Sheet	2	of	7	Attorney Docket Number	X-1367 US

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number Kind Code <i>(if known)</i>			
		US-5,737,631	04/07/1998	Trimberger	
		US-5,740,404	04/14/1998	Baji	
		US-5,742,179	04/21/1998	Sasaki	
		US-5,742,180	04/21/1998	DeHon et al.	
		US-5,748,979	05/05/1998	Trimberger	
		US-5,752,035	05/12/1998	Trimberger	
		US-5,760,607	06/02/1998	Leeds et al.	
		US-5,809,517	09/15/1998	Shimura	
		US-5,835,405	11/10/1998	Tsui et al.	
		US-5,874,834	02/23/1999	New	
		US-5,889,788	03/30/1999	Pressly et al.	
		US-5,892,961	04/06/1999	Trimberger	
		US-5,914,616	06/22/1999	Young et al.	
		US-5,914,902	06/22/1999	Lawrence et al.	
		US-5,933,023	08/03/1999	Young	
		US-5,970,254	10/19/1999	Cooke et al.	
		US-6,011,407	01/04/2000	New	
		US-6,020,755	02/01/2000	Andrews et al.	
		US-6,026,481	02/15/2000	New et al.	
		US-6,096,091	08/01/2000	Hartmann	
		US-6,154,051	11/28/2000	Nguyen et al.	
		US-6,163,166	12/19/2000	Bielby et al.	
		US-6,172,990	01/09/2001	Deb et al.	
		US-6,178,541	01/23/2001	Joly et al.	
		US-6,181,163	01/30/2001	Agrawal et al.	
		US-6,211,697	04/03/2001	Lien et al.	
		US-6,242,945	06/05/2001	New	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Substitute for form 1449A&B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>				<b>Complete if Known</b>	
				Application Number / Confirmation Number	10/659,974 / 5045
				Filing Date	09/11/2003
				First Named Inventor	Joseph Neil Kryzak
				Art Unit	2611
				Examiner Name	Ted M. Wang
Sheet	3	of	7	Attorney Docket Number	X-1367 US

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number Kind Code <i>(if known)</i>			
		US-6,272,451	08/07/2001	Mason et al.	
		US-6,279,045	08/21/2001	Muthujumaraswathy et al.	
		US-6,282,627	08/28/2001	Wong et al.	
		US-6,301,696	10/09/2001	Lien et al.	
		US-6,343,207	01/29/2002	Hessel et al.	
		US-6,353,331	03/05/2002	Shimanek	
		US-6,356,987	03/12/2002	Aulas	
		US-6,389,558	05/14/2002	Herrmann et al.	
		US-6,434,735	08/13/2002	Watkins	
		US-6,460,172	10/01/2002	Insenser Farre et al.	
		US-6,467,009	10/15/2002	Winegarden et al.	
		US-6,480,989	11/12/2002	Chan et al.	
		US-6,483,342	11/19/2002	Britton et al.	
		US-6,507,942	01/14/2003	Calderone et al.	
		US-6,510,548	01/21/2003	Squires	
		US-6,518,787	02/11/2003	Allegrucci et al.	
		US-6,519,753	02/11/2003	Ang	
		US-6,522,167	02/18/2003	Ansari et al.	
		US-6,532,572	03/11/2003	Tetelbaum	
		US-6,539,508	03/25/2003	Patrie et al.	
		US-6,541,991	04/01/2003	Horncheck et al.	
		US-6,578,174	06/10/2003	Zizzo	
		US-6,587,995	07/01/2003	Duboc et al.	
		US-6,588,006	07/01/2003	Watkins	
		US-6,601,227	07/29/2003	Trimberger	
		US-6,604,228	08/05/2003	Patel et al.	
		US-6,611,951	08/26/2003	Tetelbaum et al.	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Substitute for form 1449A&B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>				<b>Complete if Known</b>		
				Application Number / Confirmation Number		10/659,974 / 5045
				Filing Date		09/11/2003
				First Named Inventor		Joseph Neil Kryzak
				Art Unit		2611
				Examiner Name		Ted M. Wang
Sheet	4	of	7	Attorney Docket Number		X-1367 US

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number Kind Code <i>(if known)</i>			
		US-6,650,140	11/18/2003	Lee et al.	
		US-6,662,285	12/09/2003	Douglass et al.	
		US-6,693,918	02/17/2004	Dallabetta et al.	
		US-6,781,407	08/24/2004	Schultz	
		US-6,798,239	09/28/2004	Douglass et al.	
		US-6,886,092	04/26/2005	Douglass et al.	
		US-6,959,015	10/25/2005	Hwang et al.	
		US-6,983,405	01/03/2006	Herron et al.	
		US-6,996,758	02/07/2006	Herron et al.	
		US-7,076,595	07/11/2006	Dao et al.	
		US-7,088,767	08/08/2006	Cory	
		US-7,099,426	08/29/2006	Cory et al.	
		US-7,187,709	03/06/2007	Menon et al	
		US-7,295,639	11/13/2003	Cory	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Country Code	Number Kind Code			
		EP	0315275 A2	10/05/1989	LSI Logic	
		WO	93 25968 A1	12/23/1993	Furtek	
		EP	0 905 906 A2	03/31/1999	Lucent	
		EP	1 235 351 A1	08/28/2002	Matsushita Electric	

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials *	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.		

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Substitute for form 1449A&B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>				<b>Complete if Known</b>		
				Application Number / Confirmation Number		10/659,974 / 5045
				Filing Date		09/11/2003
				First Named Inventor		Joseph Neil Kryzak
				Art Unit		2611
				Examiner Name		Ted M. Wang
Sheet	5	of	7	Attorney Docket Number		X-1367 US

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		ALBAHARNA, OSAMA T., "AREA & TIME LIMITATIONS OF FPGA-BASED VIRTUAL HARDWARE," IEEE, April 1994, pp. 184 - 189, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		ANDREW, WILLIAM B. et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		CARTER, WILLIAM S., "THE FUTURE OF PROGRAMMABLE LOGIC and ITS IMPACT ON DIGITAL SYSTEM DESIGN," April 1994, IEEE, pp. 10-16, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		DAVIDSON, JACOB, "FPGA IMPLEMENTATION OF RECONFIGURABLE MICROPROCESSOR," IEEE, March 1993, pp. 3.2.1 - 3.2.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		DEHON, ANDRE', "DPGA-COUPLED MICROPROCESSORS: COMMODITY ICs FOR THE EARLY 21ST CENTURY," IEEE, February 1994, pp. 31 - 39, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		FRENCH, P.C. et al., "A SELF-RECONFIGURING PROCESSOR," IEEE, July 1993, pp. 50-59, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL," 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bldg. 504, Hopewell Junction, NY 12533-6531.	
		INTERNATIONAL BUSINESS MACHINES, "PROCESSOR LOCAL BUS"Architecture Specifications, 32-Bit Implementation, April 2000, First Edition, V2.9, pp. 1-76, IBM Corporation, Department H83A, P.O. Box 12195, Research Triangle Park, NC 27709	
		ISELI, CHRISTIAN et al., "AC++ COMPILER FOR FPGA CUSTOM EXECUTION UNITS SYNTHESIS," 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		ISELI, CHRISTIAN et al., "BEYOND SUPERSCALER USING FPGA's," IEEE, April 1993, pp. 486-490, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		ISELI, CHRISTIAN et al., "SPYDER: A RECONFIGURABLE VLIW PROCESSOR USING FPGA's," IEEE, July 1993, pp. 17-24, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Substitute for form 1449A&B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>				<b>Complete if Known</b>		
				Application Number / Confirmation Number		10/659,974 / 5045
				Filing Date		09/11/2003
				First Named Inventor		Joseph Neil Kryzak
				Art Unit		2611
				Examiner Name		Ted M. Wang
Sheet	6	of	7	Attorney Docket Number		X-1367 US

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		KIAEI, SAYFE et al., "VLSI DESIGN OF DYNAMICALLY RECONFIGURABLE ARRAY PROCESSOR-DRAP," IEEE, February 1989, pp. 2484-2488, V3.6, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		MAKI, G. et al., "A RECONFIGURABLE DATA PATH PROCESSOR," IEEE, August 1991, pp. 18-4.1 to 18-4.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		SNYDER, CARY D. et al., "XILINX'S A-TO-Z SYSTEM PLATFORM," Cahners Microprocessor Report, February 26, 2001, pp 1-5, Microdesign Resources, www.MDRonline.com, 408-328-3900.	
		SRINI, VASON P., "FIELD PROGRAMMABLE GATE ARRAY (FPGA) IMPLEMENTATION OF DIGITAL SYSTEMS: AN ALTERNATIVE TO ASIC," IEEE, May 1991, pp. 309-314, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		WIRTHLIN, MICHAEL J. et al., "THE NANO PROCESSOR: A LOW RESOURCE RECONFIGURABLE PROCESSOR," IEEE, February 1994, pp. 23-30, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		WITTIG, RALPH D. et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-109 to 2-117, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-9 to 2-18, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-187 to 2-199, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-107 to 2-108, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Substitute for form 1449A&B/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>				<b>Complete if Known</b>		
				Application Number / Confirmation Number		10/659,974 / 5045
				Filing Date		09/11/2003
				First Named Inventor		Joseph Neil Kryzak
				Art Unit		2611
				Examiner Name		Ted M. Wang
Sheet	7	of	7	Attorney Docket Number		X-1367 US

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 2000, Ch 3, pp 3-7 TO 3-17; 3-76 TO 3-87, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 2000, Ch. 3 pp 3-1 TO 3-117, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124	
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124	
		XILINX, INC., "VIRTEX II PLATFORM FPGA HANDBOOK, December 6, 2000, v1.1, pp 33-75, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	
		YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		09/858,732, filed 05/15/2001, SHULTZ, DAVID P. entitled "Microprocessor with Programmable Logic in the Data Path", Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124	
		10/082,490, filed 02/22/2002, CORY, WARREN, E., entitled "Channel Bonding Control Logic Architecture", Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124	
		10/660,449 filed 09/11/2003, CORY et al., entitled "Variable Latency Buffer and Method of Operation", Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.